





PADI, a new ASIC for RPC's RPC's and other timing detectors Mircea Ciobanu



NoRDHia Meeting August 30-1 September 2006

GSI-Darmstadt



Outline



- Introduction to timing measurements
- Simulations
- Integrated circuits(FEE3) vs Custom chip(NINO2)
- DESIGN of PADI ASIC, starting from NINO1
- Comparison: PADI versus NINO1

 a) Time over Threshold behavior
 b) Timing performance
- Summary and Outlook

Basic components of a timing measurement





if $\sigma_n \sim \sqrt{Nd^*BW}$ $dV/dt \sim As/t_r$ $t_r=0.35/BW$ then

 $\sigma_t \sim \sqrt{Nd} / As \sqrt{BW}$







$$\sigma_{\mathbf{t}} = \frac{\sigma_{\mathbf{n}}}{\frac{\mathrm{d}\mathbf{V}}{\mathrm{d}\mathbf{t}}\big|_{\mathbf{V}_{\mathbf{THR}}}} + \delta \mathbf{t}$$

"Walk" and Sigma versus: UINP, Amplifier BW, Detector Rise Time Detector signal is Step with variable Rise Time, Noise=3uV, THR=100m\





Sigma versus UINP and THRESHOLD for two Noise values SIGMA [ns] SIGMA [ps] INPUT NOISE=24uV INPUT NOISE=3uV THRESHOLD o—⊙ -20mV 100.00 100.00 g 10.00 10.00 1.00 1.00 └─ 0.1 ^{_1}0.10 └─ 0.1 1.0 10.0 10.0 1.0 UINP [mV] UINP [mV]



Comparative Dependence to BW and Signal Rise Time for : Resistive Plate Chamber, PC and SC Diamonds



Simulations with CADENCE for FEE-gain dependence







FOPI Experimental Results

MRPC 19b 90cm-8Gaps-16Strips



Timing & Efficiency for four gain settings (77,130,160,220) of FEE3 with FOPI MMRPCs. $U_{thr} \sim 80 \text{ mV}$

Balance between electronic gain, detector gain and threshold.











- 16 channels with discreet IC.
- Single ended 50 Ohms inputs, differential Time and Amplitude outputs.
- OR output
- Gain ~160 strong non-linear (stabilized LVDR).
- External: Threshold voltage, TEST E/D, LATCH E/D

- 16 channels with two NINO2 IC.
- Differential 100 Ohms inputs, differential Time outputs with Time over-Threshold modulation
- OR input and output
- External: Threshold voltage, TEST E/D

Combined Time Resolution of two channels: Input signal is ~1.67mV or ~42fC





Time-Bins

Time-Bins

Combined Timing Resolution with TACQUILA 2



About Technology: CMOS: AMS 0.35um or UMC 0.18um? (AMS – Austria Mikro Systeme International, ¹UMC – United Microelectronics Corp.)





Development of a Front-End ASIC for TEGS TPC G.De Geronimo, Paul O'Connor, Veljko Radeka, Bo Yu Vth International Meeting on FEE, 2003



Low noise charge amplifiers in submicron CMOS P.O'Connor, J.-F.Pratte, G.De Geronimo Vth International Meeting on FEE, 2003

ARTICLE IN PRES

F. Anghinolfi et al. / Nuclear Instruments and Methods in Physics Research A 533 (2004) 183-187



185

NINO2 structure

IBM CMOS 0.25 um technology

capacitance (which is the unavoidable stray capacitance associated with the transistor) on the drain; the rise time of this signal is governed by the characteristics of the transistor itself while the fall time is given by the time the capacitance C takes to be recharged (i.e. RC). The input impedance is $(1/g_m)_{\rm M1}$ and therefore the biasing and geometry of M1 is chosen to keep this impedance low to match the transmission line carrying the input signal. The output voltage is defined by the parasitic capacitance C and thus M2 is designed to minimise this capacitance.

A block diagram of the NINO (version 2) is shown in Fig. 3. The input stage is followed by 4



stages of low-gain, high-bandwidth differential amplifier. A slow feedback circuit supplies current to ensure that the input stages remain correctly biased. In addition an offset is added at this point that acts as a threshold adjustment. There is a stretcher just before the LVDS output driver. The pulse width before stretching varies between 2 ns and 7 ns; the HPTDC [3] that will be used in ALICE can only measure both leading and trailing edges of an input pulse for widths greater than 6 ns; thus the pulse stretcher will increase the pulse width by 10 ns.

3. Performance

The performance of the NINO ASIC attached to the MRPC strip was tested at the CERN T10 beam using 6 GeV/c pions. The time t0 of the incoming pion was measured by two scintillator bars read out with 4 Hammamatsu photomultipliers. The time jitter of t0 was 30 ps and was subtracted in quadrature from the measurements of the time resolution of the device under test.

The output of the MAXIM FEA card was ECL pulse for the leading edge and an analogue signal that was measured with a CAMAC ADC (LRS 2249W).

The time of the leading edge has to be corrected for the amplitude of the signal. Thus, this correction was made using the ADC value in the case of the MAXIM FEA and using the time width for the NINO FEA. The time width of the output pulse from the NINO ASIC varies rapidly for



Fig. 3. Block diagram of the NINO ASIC.

F.Anghenolfi and al, NINO: an ultra-fast and low-power front-end amplifier/discriminator ASIC designed for the multigap resistive plate chamber, Nuclear Instruments and Methods in Physics Research A 533 (2004) 183-187

Schematic input stage of the NINO ASIC.

PADI block diagram





Preamplifier: AC equivalent diagram







Discriminator: AC equivalent diagram



AC simulations



	PADI sch.		PADI sch. with Cp.layout		NINO1 sch.		V
	Gain [dB]	BW [MHz]	Gain [dB]	BW [MHz]	Gain [dB]	BW [MHz]	
Preamplifier Low pass corner PA Out	27 48	12 420	27 48	12 360	31.6 51	5.5 120	
Buffer Eout	-1.1	10000	-1.1	8800	-	-	
Discriminator TOut, Hys=off	48.3	280	48.3	260	47	180	
Noise on PADI Preamplifier: Simulation BW [MHz]			sch . 500	1000	sch.whith Cp. layout 500 1000		
Noise PA Out Noise on NINO1 P Simulation BW Noise PA Out	[IIIV RIVIS] 1 Preamplifier sch. [MHz] [mV RMS]		4.52 500 <u>3.83</u>	5.17 1000 3.91	4.35	4.84	

Comparison on Delay Times NINO versus PADI





Comparison on Time Resolution: NINO versus PADI







Time Resolution PADI versus NINO





PADI The Layout parasitic capacitance increase the Time Resolution





WALK Correction: Time over Threshold or Q measurement?





WALK Correction: or Integrated Q measurement?





PADI **INEW ASIC** the prototype has only 3 channels Preamplifier **Discriminator** in 0.18µm CMOS technology 1.5x1.5mm2





Summary

FEE3 vs FEE-NINO

Due to the full differential structure, FEE-NINO has a lower sensitivity to pick-up of parasitic signals. To use all benefits of this design, the detector must be differential too.

Outlook

- We wait for first PADI chips for tests.
- The increase of PADI preamp/discriminator actual bandwidth is a hard task, but we will try to evaluate the limit of the used architecture.
- We will investigate the possibility to change the biasing type, from voltage to current, to decrease the crosstalk inside the PADI chip.



We acknowledge the support of the European Community-Research Infrastructure Activity under the FP6 "Structuring the European Research Area" programme (HadronPhysics, contract number RII3-CT-2004-506078).

Time over Threshold tests for FEE-NINO





Time Resolution measured with TDS 7104

Oscilloscope 1.3 GHz Comparison FEE_NINO versus FEE3 Timing Resolution



